The objective of this paper is to present the architecture design and implementation of a software defined hardware
INTRODUCTION
The Synthetic Aperture Radar (SAR) is pulsed radar for on-demand imaging under all-weather conditions for a variety of purposes and the DM-SAR project is aimed at realizing a flexible and configurable product for use in disaster management applications. The central controller of the radar unit called the Radar Controller is the control-center of the system and sports a microcontroller along with hardware resources. It performs all system setup, command, control applications and also provides user interface through a serial link to an operator console.
The fast-advancing area of software defined hardware enabled by the exponential development per-device resources in field-programmable gate array (FPGA) technology has made inroads into most electronic design environments. The developmental flexibility and the level of design automation possible with these devices have made the use of FPGAs very convenient and productive. Complex radar control electronics is no exception; in fact it is a great beneficiary of the advantages offered by FPGAs [4] in realizing complex timing and logical interlocks often required in such systems. This paper describes architecture and the design implementation of a module for generating certain specific control signals using the FPGA in the radar controller of the radar unit. This application-specific architecture and module reduces resource-demand significantly compared to standard component's IP cores (IP of commercially of the self available components like 8054 timer) as well as Processor based system for executing similar functions. Independent modules running in parallel can provide substantial savings in sequential software overheads of Processor based system.
REQUIREMENTS
There are three basic operational control signals: 1. Transmit (Tx) Pulse, 2. Transmit (Tx) control and 3. Receive (Rx) Data Window. Tx pulse marks the duration of transmission of a waveformcoded, pulse-modulated 5.35Ghz signal. In this window, Radio Frequency (RF) subsystem generates linear-frequency modulated "chirp" signal which is amplified by Travelling Wave Tube Amplifier (TWTA) prior to transmission. Tx Control is an extended TX pulse having front and back porch extensions to take care of rise time requirements of the TWTA as well as to protect receiver by removing receiver input through a switch during this period. These signal repeats at Pulse Repetitive Interval (PRI) rate. [4] . Signal generation accuracy should be within 256 nanoseconds. All signals should be programmable and synchronized with system clock.
DESIGN SOLUTION
The Control Signal Generator (CSG) has been designed using modular approach, and consists of three basic modules: 1. Command Decoder, 2. Local Bus and 3. Timing Signal Generators, This architecture is similar to a standard microprocessor based system [5] . This clock is six times higher than timing generation requirements of 256 nanoseconds. Power On Reset signal generates logical reset to internal logic. Three control signals are generated using counters inside TSG running on external timing reference clock of 3.90625 MHz with programmable resolution of 256 nanoseconds which meets resolution requirement.
Command Decoder
The command decoder consists of three dedicated modules including: Universal Asynchronous Receiver Transmitter (UART) The UART module is a robust interface to implement full duplex asynchronous serial communication protocol within FPGA. This UART give 6 times better performance in presence of noise in Data reception [6] (H) . RxData signal is latch data because of signal wr_d1 that is internal signal for write. Same way for read operation rd signal results in to tx_data which will be transmitted serially on txd. 
Timing Signal Generator (TSG)
Timing Signals can be generated using standard timer IP [8] . Considering advantage of implementation and flexibility for specific application, Timing Signal Generator (TSG) is a module based on Unified Timing Signal Generator [9] . The UTSG is application specific timing signal generator that meets timing requirements of pulsed RADAR (Radio Detection and Ranging). It has six modes to cover different requirements. This is modified to make design compact by using first four modes. This trimmed version having resource utilisation per TSG instantiation 3.5% instead of 7% for XCV600 device is used.
Local Bus
Local bus is for interface among designed modules. Internal bus is selected byte parallel. Bit serial bus like SPI (Serial Peripheral Interface) requires additional hardware about 300 LUT(Look Up Table) logical units [10] for controller and also reduces transfer speed by 1/8 factor for a byte transfer. Basic control bus consists of sixteen bits address bus, 8 bits data bus and control signals (Write, Read) required interfacing internal modules along with 24 MHz clock signals as per Figure 4 . Each module on bus has its own address decoding logic.
Configuration
Control Signal Generator is configured to generate three timing signals namely 1. Tx control pulse, 2. Tx pulse & 3. Receive window. Timing signal generator modules are configured by programming its register bank consisting of six, 8 bit registers and each separated by 32 addresses. Each parameter of OFF Time and ON time is formulated by 16 bits that gives programmability from 0 to 16.776 milliseconds having resolution of 256 nanoseconds. TSGs are assigned specific address range through which they can be programmed to operate in configured modes. Timing signal generated by the first TSG acts as an external reference signal for other TSGs as shown in Figure 2 . Programmable timing signals are generated according to the configuration tabulated in Table 1 . 
TEST RESULTS
The Control Signal Generator (CSG) is developed on a single board Xilinx FPGA XCV600-4HQ240 [3] based card with trans-receivers for electrical compatibility with external logic levels. There are four elements in total test setup as shown in Figure 5 . Figure 6 . Instances are named as TSG1-4. CD is clock divider block inserted for simulation purpose which generated timing reference clock of 3.90625 Mhz. However for simulation purpose timing reference clock generated as 4 MHz clock from 24Mhz. In implementation the clock will be fed externally. DEC is decoder to select TSGs. ISE 10.1i [11] EDA tool is used for compilation and implementation of design. Table 2 . Device Utilisation represents implementation result mentioning resource utilization of the device Xilinx Virtex FPGA-xcv600-6HQ240. About 20% utilization of the resources is demanded by this architecture. This gives very good margin for expansion. 
RESOURCE UTILISATION

COST BENEFIT RATIO
Standard IP based solution requires LUT in range of 2000-6000 based on processor core [12] . Additionally external memory is required for program storage / data handling and application specific modules too. Here 2405 LUT cover total application.
CONCLUSIONS
A control signal generator module has been designed for the requirements specified at the outset. Post simulation, the design was ported to Xilinx -Virtex family environment devices XCV600-6HQ240 and, it has been thoroughly tested. The performance has been verified with requirements and found to be very satisfactory. All timings in the control signal generator are programmable and the design goals have been achieved.
The architecture is application specific modular and provides advantage of reusability, compactness and expandability over standard IP core or using discreet logic devices. It provides a framework for similar applications.
The module may be enhanced by future work on this lead by adding other application specific modules. Also this application uses 2400 baud serial communication commensurate with the systemic requirements (Command write time = 29ms, command read time = 20.5ms); further optimization on this count and command decoder is possible for more time-demanding applications.
